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AWARDS ABSTRACT
A primary object of the invention is to utilize a DC input
voltage having periodic and random deviations (PARD) and
substantially remove the PARD in an output voltage which
can then be used as a reference.
In Fig. 1, a conditioning circuit 10 includes a constant
current diode D, with a high dynamic impedance which
receives an input voltage with PARD or a deviation e^.
A zener diode D2 with a low dynamic impedance is fixed
in series with the constant current diode D-^ to form a
voltage divider. This provides an output voltage with a
deviation eo which is substantially less than e^.
Fig. 2 shows a field effect transistor (FET) circuit 20
having the conditioning circuit 10 in conjunction with an
operational amplifier Un and transistor Q to increase a
current being produced by only the conditioning circuit 10,
Fig. 3 shows the FET circuit 20 in series to thereby
increase the rejection of PARD beyond that achieved by a
single FET circuit 20. Small signal analysis of the
circuit 20 (Figs. 4 and 5) indicates that the rejection
of PARD is largely determined by the dynamic impedances
of the diodes D,, D2 and the transconductance and
resistance of trie transistor Q-^. The number of
constant current diodes D-, and zener diodes D2 can be
varied according to specific needs, as shown, for
example, in Fig. 6.
The novelty appears to lie in the use of a constant
current diode in series with a zener diode with a large
dynamic impedance between them. PARD on DC voltage
inputs can be reduced sufficiently to permit the use of
DC outputs on highly sensitive equipment.
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POWER SUPPLY CONDITIONING CIRCUIT
Origin of the Invention
The invention described herein was made in the
performance of work under a NASA contract, and is subject
to the provisions of Public Law 96-517 (35 USC 202) in
which the Contractor has elected not to retain title.
10
Technical Field
The present invention generally relates to a power
supply conditioning circuit and, more specifically, to a
circuit that can reduce periodic and random deviations on
the output voltages of DC power supplies.
Background Art
DC power supplies are often characterized by the
PARD on their output voltages. PARD is the periodic and
15 random deviation of a DC voltage or current from its
average value, over a specified bandwidth, with all
influence and control quantities maintained constant. A
bandwidth commonly used to specify PARD is 20 Hz to
20 MHz. PARD .for a typical commercial low noise power
20 supply is -74 dBV (200 microvolts/(Hz)1/2) for frequen-
cies above 20 Hz and is often much worse at frequencies
below 20 Hz.
NPO-17233-1-CU -2- PATENT
PARD on the output voltage of a power supply used to
power RF circuitry results in undesirable AM and PM modu-
lation of the RF signal being processed or generated.
This problem is especially significant when using
ultrastable frequencies generated by modern atomic
frequency standards (e.g., tfy (ioo seconds) = 8.5 x
10 for cesium) . To minimize the spurious AM and PM
modulation of ultrastable frequencies, the PARD on the
associated power supply voltages must be minimized. Most
10 commercial power supplies do not reduce the periodic
variations, which are predominately at 60 Hz and its
harmonics, to a low enough level for use in ultrastable
RF circuitry. These periodic variations should be
reduced below the level of random deviation (noise) . If
15 phase noise of a low noise voltage-controlled oscillator
exceeds the specification for spurious signals, PARD from
the power supply might modulate the RF output signal.
Also, sidebands that are generated in frequency
multiplier circuits as a result of PARD on the power
20 supply voltage are of particular concern because the
power in sidebands Psfo is increased by:
Psb = 20 log (f2/fI) (1)
where f-^ is the input frequency and f.^ is the output
frequency of the multiplier. For example, if a 5 MHz
25 reference frequency is multiplied to 10 GHz, the side-
bands will increase by 66 dB. This increase in sideband
power will often degrade the stability of the desired
high frequency signal to an unacceptable level.
An attempt to reduce PARD is shown in U.S. Patent
30 No. 4,667,279. Therein, an input of a high pass filter
is coupled to the output circuit of the supply to receive
a noise signal. The output of the high pass filter is
coupled to a transformer via an amplifier, while the
/2
FIG. I
6i
/
D,
D
20,
RouT
4a
FIG. 2
out
RId
NPO-17233-1-CU -3- PATENT
transformer is also coupled to the output of the supply.
Another type of filtering is shown in U.S. Patent
No. 4,594,648. A voltage sensing circuit between the
output and common terminals of a filter produces a sense
5 signal which is proportional to the output voltage at the
output terminal. An amplifier receives the sense signal
and generates a correction signal. The correction signal
has a magnitude and waveform such that coupling the
correction signal onto the output terminal of the filter
10 eliminates or reduces the ripple and noise.
While the above do provide some PARD reduction, they
still have drawbacks. For example, they do not provide
DC power regulation and their range of rejected voltage
is limited.
15 A need therefore still exists in the art for an
improved circuit that effectively and significantly
reduces PARD.
Statement of the Invention
Accordingly, it is an object of the present inven-
20 tion to provide an improved power supply conditioning
circuit.
Another object of the present invention is to
provide a circuit to reduce PARD on output voltages of DC
power supplies.
25 Yet another object of the present invention is to
reduce PARD to a level sufficient for circuitry involving
ultrastable frequencies.
Still another object of the present invention is to
reduce PARD while increasing a current output.
30 The objects of the present invention are particu-
larly accomplished by utilizing large differences in the
dynamic impedances of a constant current diode and a
zener diode to establish a DC voltage with low PARD.
NPO-17233-1-CU -4- PATENT
The above objects and others of the present
invention can best be seen from an examination of the
specification, claims and drawings hereto.
Brief Description of the Drawings
5 Fig. 1 is a schematic of a voltage reference circuit
or conditioning circuit for low PARD according to the
present invention;
Fig. 2 is a schematic of a field effect transistor
(FET) circuit utilizing the conditioning circuit
10 according to the present invention;
Fig. 3 is a schematic of a two-staged FET circuit
utilizing the conditioning circuit according to the
present invention;
Fig. 4 is a schematic of a small signal model with
15 AC source on anode of a constant current diode of the
present invention, wherein Fig. 4a shows voltage effects
from a transistor in an FET circuit and Fig. 4b shows
voltage effects for an operational amplifier in an FET
circuit;
20 Fig. 5 is a schematic of a small signal model with
AC source on the drain of an FET circuit according to the
present invention, wherein Fig. 5a shows voltage effects
from a transistor in an FET circuit and Fig. 5b shows
voltage effects for an operational amplifier in an FET
25 circuit;
Fig. 6 is a schematic of another example FET circuit
utilizing the conditioning circuit according to the
present invention; and
Fig. 7 is a graph of rejection ratio versus
30 freguency for an FET circuit according to the present
invention.
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Detailed Description of the Invention
The following description is to enable any person
skilled in the art to which the present invention
pertains, or with which it is most nearly connected, to
5 make and use the same, and sets forth the best mode
contemplated by the inventors of carrying out their
invention.
In Fig. 1, a conditioning circuit 10 according to
the present invention is shown. The circuit 10 is cap-
10 able of providing a DC reference voltage having extremely
low PARD for frequencies ranging from DC to several KHz.
Preferably, the circuit 10 can reduce PARD on the output
voltage of a DC power supply (not shown) to -150 dBV
(32 nanovolts per (Hz)1/2).
15 In the circuit 10, a constant current diode D-^ and
a zener diode D2 in series form a voltage divider
having a very large division ratio for AC signals. Using
a standard voltage divider equation, a deviation eQ of
an output voltage caused by a deviation in an input
20 voltage e will be:
e = -— e. (2)
o
 r + r i •
where
rz = dynamic impedance of the zener diode, and
rc = dynamic impedance of the constant current
25 diode.
In a preferred embodiment, the dynamic impedance of
the constant current diode D-^ can be greater than about
10OK ohms and the dynamic impedance of the zener
NPO-17233-1-CU -6- PATENT
diode D2 can be less than about 10 ohms. If
equation (1) is evaluated under the conditions that
r., = 100K ohms and r_ = 10 ohms, a rejection ratio
O L*
eQ/e^ will be about 10~4 or -80 dB. Thus, the
5 large dynamic impedance of the constant current
diode D-L and the small dynamic impedance of the zener
diode D2 cause deviation of the DC voltage applied to
the input of the voltage reference circuit 10 to be
greatly reduced at the output of the circuit 10.
10 As can be appreciated from the above example, the
circuit 10 preferably uses a constant current diode D-^
with the highest possible dynamic impedance and a zener
diode DJL with the lowest possible dynamic impedance.
However, certain compromises must then be made.
15 Generally, the dynamic impedances of constant current
diodes have an inverse relationship to the current
rating. As the current ratings of constant current
diodes go down, the dynamic impedances go up. As to the
zener diode, it is preferable to use one which is
20 designed to have a low impedance at a low current so that
the highest possible impedance ratio consistent with good
zener regulation can be obtained. Low voltage avalanche
zener diodes can meet this requirement and have low noise
as well.
25 Since the present invention achieves a maximum
rejection ratio by the use of the lowest possible
current, the circuit 10 is used as a voltage reference.
However, to overcome low current output, the embodiments
of the present invention described below use additional
30 circuitry to maintain an output voltage with low PARD and
also to increase the output current.
In a field effect transistor (FET) circuit 20 shown
in Fig. 2, the reference circuit 10 is reproduced at the
output using feedback. An operational amplifier U^,
35 used in conjunction with a field effect transistor Q,
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increases the current capability. From an input voltage
VjLn, the diodes Dl7 D2 provide a reference voltage
Vre£ that is applied to the op amp U-^. An output
voltage of the op amp U^ controls the current through
5 the transistor Q-^ in such a manner as to reproduce the
reference voltage Vref at a circuit output Vou^ .. A
load resistance R-^ represents a resistance on the
drain voltage Vout, while a bypass capacitor C^ keeps
impedance of the zener diode D2 low at high frequen-
10 cies. Fluctuations on the drain voltage VQUt are not
reproduced at the source Vref due to the high impedance
between the drain and source.
For many applications, the rejection ratio provided
by the circuit 20 is sufficient. If even more rejection
15 is required, the rejection ratio can be increased by
connecting two circuit 20 stages in series to provide a
circuit 30, as shown in Fig. 3. In such an arrangement,
a constant current diode D-^ with a zener diode D2
operate vis-a-vis an operational amplifier U-^ and a
20 field effect transistor Q-^. The transistor Q-^,
however, can be readily omitted since, as apparent from
the description below, current gain is then not neces-
sary. Similarly, a constant current diode D3 with a
zener diode D4 operate vis-a-vis an operational
25 amplifier U2 and a field effect transistor Q2. In
comparison to the circuit 20, the circuit 30 increases
the rejection ratio by the square of the rejection ratio.
Referring to Figs. 4 and 5, a theoretical rejection
ratio for the FET circuit 20 can be determined using a
30 small signal analysis model. This analysis illustrates
which parameters limit the performance of the circuit 20.
Input PARD is represented by an AC voltage source V^n.
Superposition may be used to determine the effect of the
source V^n by applying the source V^n to different
35 points in the model. In this particular case, the AC
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source V n^ is first applied to the anode of the
constant current diode (Fig. 4) and then to the drain of
the FET Q-, (Fig. 5) . In so doing, the ef.fects of the
source V.:- are separated. Fig. 4 generally represents
5 effects of V^n vis-a-vis diodes D-^, D2. Fig. 5
represents the effects of V^n vis-a-vis the op amp U-^
and transistor Q-^.
Specifically, Fig. 4a shows a resistance RC of the
constant current diode D^ and a resistance R2 of the
10 zener diode D2. V2 represents the reference voltage
produced by the diodes D-^ D2. R^n is the input
resistance to the op amp U-j^. A gain and impedance of
the transistor Q-^ is denoted gmVgs, while a resistance
thereof is denoted RQ. Again, Rld is the resistance
15 on the drain. The letter S denotes the source voltage
and D denotes a drain voltage, while Vout., is an output
voltage. Fig. 4b shows a gain A (V2-VQUt) produced
by the op amp U-^ through its resistance Rouf and
which produces a voltage G at a gate of the
20 transistor Q-^.
Figs. 5a, b show a similar analysis as Figs. 4a, b,
respectively, except that the AC source is moved to the
drain side of the circuit 20.
The rejection ratios can be defined with standard
25 equations in dB as follows:
Rr = 20 log
V
out.
and (3)
Rr = 20 log
V
out,
in
, and (4)
Rr = 20 log lOexp 20 + lOexp (5)
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where
Rr-^ = rejection ratio with the AC source
connected to the anode of the constant
current diode;
5 Rr2 = rejection ratio with the AC source
connected to the drain of the FET;
Rr.£ = total rejection ratio;
vout = A'C output voltage with the AC source
connected to the anode of the constant
10 current diode;
vout = A'C output voltage with the AC source
connected to the drain of the FET; and
V^n = AC input voltage.
As shown in equation (5), the overall rejection ratio of
15 this circuit 20 is approximately equal to the poorer of
the two independent rejection ratios.
For purposes of analysis, the FET circuit 20 was
simplified by removing the bypass capacitor C-, . An
analysis of the model with the AC source connected to the
20 anode of the constant current diode (Fig. 4) shows the
rejection ratio to be largely determined by the dynamic
impedances of the constant current diode D-^ and the
zener diode D2• Using established principles, this is
shown through the following equations which may be
25 arrived at from the model:
V2 ~ vin V2 V2 V°utl
R + IT + RKc Kz Kin
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= gvgs -mRin Req
Vg = A(V - VQ) (8)
Vs
 =
 Vout, (9)
Vgs = AV2 - (A + l)Vout (10)
5 where
R^n = input impedance of operational amplifier
Rout = output impedance of operational amplifier
A = gain of operational amplifier
Req = Rld//Ro
10 R^a = load resistance
R0 = drain source resistance
Vg = AC gate voltage
Vs = AC source voltage
Vgs = AC gate to source voltage
15 gm = transconductance of the MOSFET
Combining equations (6), (7), and (10) leads to:
Rin + <*^ *P + ^n
(11)
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With the assumptions
A » 1
Rc » Rz
Rin >:> Rz
Ro >> Rld
equation (11) reduces to
= ?z (12)
V. Rin c
An analysis of the model (Fig. 5) with the AC source
connected to the drain of the MOSFET (Q-j^  in Fig. 2)
10 shows this rejection ratio to be largely determined by
the transconductance and drain to source resistance of
the MOSFET Qlf and the gain of the op amp U-^ (Equa-
tion 19 below). Using established principles, the
following equations may be derived from the model:
V - Vin outout2
V2 + V2 = ^
Rc Rz
Vout2
/ / "D \ -I- "D/ / "^^ / ^^ "^^ *
^out2 - V2
Rin
Vs
 =
 Vout
(14)
Vg = A(V2 - VQut) (15)
Vgs = AV2 - (A + l)Vout (17)
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Combining equations (13), (14), and (17) leads to
V
With the assumptions
(18)
Rin
A » 1
R R
Rin
Rld
equation (18) reduces to
10
V
out.
Vin
(19)
A component listing for an FET circuit 40 (Fig. 6)
that incorporates the conditioning circuit 10 of the
present invention and which was tested is given below:
15
20
D2'D3'D4
U,
R
RId
1N5314 4.7 mA constant current diode
LVA351A 5.1V zener diode
OP-27 Low noise precision op amp (PMI)
VN88AF N-channel enhancement MOSFET
IK ohm resistor
30 ohm resistor
luF capacitor
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The rejection ratio of this circuit 40 was deter-
mined by adding an AC voltage to the DC supply, and
measuring the AC voltage present at the output Vou^_ of
the power supply conditioner. A -10 dBV AC signal was
5 added to the input V^n and rejection ratios near -70 dB
were measured for frequencies ranging from 1 Hz to
10 kHz. This is shown graphically in Fig. 7. The input
voltage was 22.0V and the output voltage 15.3V, with an
output current of 0.5A.
10 Equations (12) and (19) were used to compare the
above experiential results (Fig. 7) with the theoretical
results, using the following values:
A = 106
gm = 195 x 10~3 Siemens
15 RQ = 3K ohms
R_ = 5OK ohms
O
R, = 15 ohms
£j
The theoretical rejection ratio due to the constant
current diode and the zener diode is -70 dB, while that
20 due to the MOSFET is -175 dB. Thus, in this case, the
dynamic impedances of the constant current and zener
diodes limit the rejection ratio to -70 dB.
As can be appreciated, the present invention
contemplates the use of multiple zener diodes which can
25 be selected to provide a specific impedance and resulting
voltage. Similarly, multiple constant current diodes can
be used, for example, to increase current from the
reference.
The power supply conditioner described above
30 provides a simple and effective way to reduce the PARD
found on the output voltages of AC and DC power
supplies. A low noise voltage reference, consisting of a
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constant current diode and a low noise zener diode
connected in series, provides the basis for this design.
The rejection ratio of this design is determined by the
ratio of the dynamic impedances of the constant current
5 diode and the zener diode, and can be improved by
increasing this ratio and using lower noise zener
diodes. Further improvements can be made by connecting
two stages in series. An additional advantage of this
power supply conditioner is that it provides large
10 current capabilities, making it a practical addition to
systems requiring power supplies with low PARD down to
DC.
The specifications above describe only preferred
embodiments of the present invention, and it is contem-
15 plated that various modifications to the above can be
effected but nevertheless come within the scope of the
invention as defined by the claims.
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POWER SUPPLY CONDITIONING CIRCUIT
ABSTRACT
A conditioning circuit is provided with a constant
current diode in series with a zener diode, the former
having a high dynamic impedance and the latter a low
5 dynamic impedance. The constant current diode can
receive an input voltage with PARD. In conjunction with
the zener diode fixed to a ground, a voltage divider is
provided which can give an output voltage whose PARD has
been significantly reduced. The conditioning circuit is
10 effective down to DC.
